Category Archives: Uncategorized

Looping in SIMPL – the mechanics of a tiny language

SIMPL SIMPL is a character interpreter running within a loop – in pseudocode: NEXT:             Fetch next Character (VM Instruction) from buffer                          Decode … Continue reading

Posted in Uncategorized | Leave a comment

More About SIMPL

SIMPL – a small Forth Like Language Charles (Chuck) Moore, the inventor of the Forth computer language is one of my all time computing heroes. In a life long career in computing, starting in the early 1950’s – he has been … Continue reading

Posted in Uncategorized | Leave a comment

Revisiting NAND to Tetris

The simple load-store architecture of the “Hack” computer featured in the NAND to Tetris course is worth of revisiting. Some years ago I created a bitslice design using 2 input NAND gates to handle just one bit of the design. … Continue reading

Posted in Uncategorized | Leave a comment

Emulating Simple CPUs Using Arduino

In my exploration of minimal instruction set (MISC) cpus, it is often a worthwhile exercise to define the instruction set and then simulate the behaviour of the cpu in software. This can be done relatively straightforwardly using even a humble … Continue reading

Posted in Uncategorized | 2 Comments

Using SIMPL as a tool to bootstrap unusual processors

I have written a lot about SIMPL over the years, but it is my conviction that it has uses as a tool to help bootstrap various novel processors – and to ease the early stages of processor code development.  It’s … Continue reading

Posted in Uncategorized | 1 Comment

The 1949 EDSAC Instruction Set and Architecture

The 1949 EDSAC This information has been taken from the EDSAC explanatory poster produced by Cambridge university.  I have added some of my own notes for clarity. The 1949 Instruction set EDSAC’s instructions in 1949 was very simple and were … Continue reading

Posted in Uncategorized | Leave a comment

An EDSAC Simulator using SIMPL

In September 2017, in Hebden Bridge – as part of the Wuthering Bytes Digital Festival, will host the EDSAC Challenge, in which we will attempt to create the 1949 Cambridge EDSAC computer  as a softcore processor using an FPGA programmed using … Continue reading

Posted in Uncategorized | Leave a comment